Application and standard driven LDPC code decoder development

Abstract This thesis presents a sophisticated development methodology for LDPC decoders. In the scope of this methodology, different architecture concepts are developed and evaluated, a complete LDPC decoder design space exploration is conducted, and various implementation issues are covered including current and novel techniques like power pre-scheduling, dual port memory emulation and a revised iteration control for LDPC decoding.