Symbolic methods applied to formal verification and synthesis in embedded systems designKarsten StrehlVypredaná4,3Postrážiť