Kniha momentálne nie je na sklade

Viac o knihe
Focusing on advancements in integrated circuits, the book presents innovative strategies for enhancing design reliability and testability, particularly in safety-critical applications. It explores formal techniques like the Satisfiability (SAT) problem and Bounded Model Checking (BMC) to tackle challenges related to test data volume and application time. Detailed discussions and extensive evaluations of these methods are provided, alongside industry-relevant benchmarks. The authors integrate these approaches into a unified framework with standardized software and hardware interfaces.
Nákup knihy
Design for Testability, Debug and Reliability, Sebastian Huhn, Rolf Drechsler
- Jazyk
- Rok vydania
- 2022
- product-detail.submit-box.info.binding
- (mäkká)
Akonáhle sa objaví, pošleme vám e-mail.
Doručenie
Platobné metódy
Navrhnúť zmenu
- Titul
- Design for Testability, Debug and Reliability
- Podtitul
- Next Generation Measures Using Formal Techniques
- Jazyk
- anglicky
- Autori
- Sebastian Huhn, Rolf Drechsler
- Vydavateľ
- Springer International Publishing
- Rok vydania
- 2022
- Väzba
- mäkká
- Počet strán
- 188
- ISBN13
- 9783030692117
- Kategórie
- Počítače, IT, programovanie
- Anotácia
- Focusing on advancements in integrated circuits, the book presents innovative strategies for enhancing design reliability and testability, particularly in safety-critical applications. It explores formal techniques like the Satisfiability (SAT) problem and Bounded Model Checking (BMC) to tackle challenges related to test data volume and application time. Detailed discussions and extensive evaluations of these methods are provided, alongside industry-relevant benchmarks. The authors integrate these approaches into a unified framework with standardized software and hardware interfaces.